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A B STR A CT | The ability to m onitor the simultaneous electrical 
activity of multiple neurons in the brain enables a wide range of 
scientific and clinical endeavors. Recent efforts to merge 
miniature m ultielectrode neural recording arrays w ith integrat­
ed electronics have revealed significant circuit design chal­
lenges. Weak neural signals must be amplified and filtered using 
low -noise circuits placed close to the electrodes themselves, 
but power dissipation must strictly be limited to prevent tissue 
damage due to local heating. In modern recording systems with 
100 or more electrodes, raw data rates of 15 Mb/s or more are 
easily produced. M icropower w ireless telem etry circuits cannot 
transm it inform ation at such high rates, so data reduction must 
be performed in the implanted device. In this paper, we present 
integrated circuits and design techniques that address the twin 
problems of neural signal amplification and data reduction for 
this severely size- and power-lim ited application.
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I . IN T R O D U C T IO N
The development of micromachined multielectrode arrays 
in the 1980s and 1990s has revolutionized modern 
neuroscience, permitting scientists and clinicians to 
monitor the simultaneous activity of many neurons in 
localized regions of the brain [1]—[4]. One example of this 
technology, shown in Fig. 1 (top), is the Utah Electrode 
Array. This 10 x 10 array of platinum-tipped silicon
Manuscript received April 25, 2007; revised January 16, 2008. This work was supported 
by the National Institute of Neurological Disorders and Stroke, National Institutes of 
Health, under Contract HHSN265200423621C, by the National Science Foundation 
under CAREER award ECS-0134336, and by Intan Technologies, LLC, Salt Lake City, UT. 
The author is with the Department of Electrical and Computer Engineering and the 
Department of Bioengineering, University of Utah, Salt Lake City, UT 84112 USA; and 
Intan Technologies, LLC, Salt Lake City, UT 84121 USA (e-mail: harrison@ece.utah.edu).
Digital Object Identifier: 10.1109/JPR0C.2008.922581
electrodes measures 4 x 4  x 1.5 mm3 [3], Dense mul­
tielectrode arrays are now readily available from multiple 
commercial sources, but these devices must be connected 
to external instrumentation via relatively bulky wire 
bundles and transcutaneous connectors.
In an effort to create fully implantable neural recording 
devices with wireless power and data transfer, microelec­
tromechanical system (MEMS) electrode arrays are being 
combined with integrated complementary metal-oxide- 
semiconductor (CMOS) electronics [5]—[8]. The minia­
turization of these highly parallel recording systems 
presents several significant circuit design challenges. The 
weak neural signals must be amplified and digitized, and 
this information must be relayed out of the body using a 
wireless telemetry link to avoid any path for infection. 
Multichannel neural recording systems potentially pro­
duce large quantities of continuously streaming data that 
must be transmitted. Yet the power dissipation of small 
implanted devices must be strictly limited to prevent 
excessive tissue heating that can kill nearby cells [9], [10],
Fig. 1 (bottom) shows a block diagram of a generic 
wireless neural recording device. A bank of amplifiers must 
be used to boost the weak signal measured by each 
electrode. Differential amplifiers are used to measure the 
potential of each signal electrode with respect to a large, 
low-impedance reference electrode (such as a short length 
of thin platinum wire). In some recording applications, 
multiple reference electrodes are used, and a small number 
of signal electrodes (or a single signal electrode) are paired 
with a nearby high-impedance reference electrode.
In most neural recording applications, each signal 
electrode must have its own dedicated low-noise amplifier. 
Although it is tempting to imagine using an analog 
multiplexer to timeshare a single amplifier between multiple 
electrodes, the time constants inherent in the amplifier 
dynamics are typically much longer than the multiplexer 
switching time required to catch brief neural activity across
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Fig. 1. (Top) Scanning electron micrograph of silicon-based Utah 
Electrode Array [41. The 100-electrode array measures 
4 4 i s  mm3. (Bottom) Block diagram of wireless neural 
recording device.
an array of many electrodes. Thus, this array of amplifiers 
can consume relatively large amounts of power and chip area 
in a multichannel neural recording system.
After amplification and some continuous-time filtering 
(including antialias filtering, if the signal is to be digi­
tized), the resulting vector of signals must be conditioned 
for wireless transmission. This requires the ordering of the 
parallel multielectrode signals into a single serial data 
stream. In many cases, this conditioning also involves 
digitization, as digital transmission can be made relatively 
robust through the proper use of source coding and carrier 
modulation. Finally, the serial signal is sent to a radio­
frequency (RF) modulator and amplifier for transmission 
to a receive antenna located outside the body.
Implantable neural recording devices have great 
promise for advancing the understanding of brain function 
by allowing scientists to observe and manipulate neural
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activity during normal animal behavior [11], Clinical 
applications for this technology include monitoring 
and diagnosis of epileptic seizures and prosthetic con­
trol for the severely disabled. Recent work in the field 
of neuroprosthetics has demonstrated that rats [12], 
monkeys [13]—[15], and paralyzed humans [16], [17] can 
learn to control robotic arms or computer cursors by 
thoughts if multiple neural signals from motor regions of 
the cerebral cortex are used for control.
In this paper, we describe analog and mixed-signal 
integrated circuits designed and optimized to amplify neural 
signals in a power-efficient manner (Section III) and extract 
relevant information from these signals to aid in pretrans­
mission data reduction (Sections IV and V). Since analog 
circuits are sensitive to device mismatch and other effects 
not fully captured in simulation, all circuits presented here 
have been fabricated in commercial silicon CMOS pro­
cesses. To guide the design of these circuits, we begin with a 
description of the signals observed in the brain.
I I .  T H E  N A T U R E  O F  N E U R A L  S IG N A L S
Electrically active cells such as neurons produce internal 
voltage changes on the order of 100 mV relative to the 
extracellular fluid [18]. While brief intracellular record­
ings are possible using individually guided microelec­
trodes, chronic recordings using multielectrode arrays 
make use of the smaller extracellular potentials measured 
several micrometers from the cell. The contact between 
metal electrode tip and extracellular fluid creates an 
electrical double layer so the electrode-tissue interface 
behaves primarily as a capacitance for small voltages [19], 
[20], The capacitance of the interface depends on 
electrode area and surface roughness; values between 
150 pF-1.5 nF are common in recording electrodes. A 
typical trace from an extracellular neural recording is 
shown in Fig. 2. This waveform was recorded from the 
motor cortex of an awake cat using a Utah Electrode 
Array that was implanted approximately three months 
prior [21].
The features present in typical extracellular neural 
recordings are visible in Fig. 2. The amplitude of the signal 
is on the order of 100 ^V, and rapid neural action potentials 
or “spikes" from a nearby neuron are present (at t =  100, 
140, and 180 ms). Neural spikes often appear biphasic 
in extracellular recordings and usually have durations of 
0.3-1.0 ms. Neurons rarely fire more rapidly than 100 spikes 
per second (though rapid bursts of several spikes are 
possible), with firing rates around 10 Hz somewhat typical 
in cerebral cortex. Spikes are “digital'’ events; neurons 
produce spikes of nearly identical amplitude and duration, 
and information is encoded in the timing of spikes [18].
Also present are low-frequency (< 200 Hz) oscilla­
tions known as local field potentials (LFPs). Local field 
potentials arise from the synchronous activity of many 
neurons in one region of the brain. These neurons are too
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Fig. 2. Neural recording from cat motor cortex using 
Utah Electrode Array and integrated CMOS amplifier. 
Both spikes and LFPs are visible.
distant from the electrode for their individual action 
potentials to be resolved, but the “crowd noise" of many 
neighboring cells creates a large signal that is easily 
detected [22], The LFP is the internal correlate of the 
electroencephalograph signal measured on the scalp (after 
much attenuation and spatial blurring). The energy of 
LFP signals in the primate premotor and motor cortex has 
been shown to correlate with specific arm movement 
reach parameters such as direction, distance, and speed, 
and thus may be useful in neuroprosthetic applications 
[23]—[27]. Fig. 3 shows the onset of pronounced beta 
waves (10-15 Hz) in cat motor cortex [21], LFPs are a 
robust signal. In some experiments using electrode arrays, 
scar tissue forms around microelectrode tips. This scar
1 -0.5 0 0.5 1 1.5
time [s]
Fig. 3. Neural recording from cat motor cortex shorn ng 
spontaneous onset of 10-1S Hz beta activity in the LFP att = 0. 
Note that the time scale is mudi longer than in Fig. 2.
Fig. 4. Large and small spikes observed in cat motor cortex. A one-pole 
hi0i-pass filter at 300 Hz was applied to the signal to remove LFPs.
tissue tends to attenuate spike signals from nearby 
neurons, but LFP signals are less affected [28],
In many applications, it is desirable to separate LFP and 
spike signals so they may be analyzed separately. This is 
easily accomplished by linear filtering since LFPs occupy 
frequencies from approximately 10-200 Hz, while spikes 
have energy concentrated in the 300 Hz-5 kHz range. 
Fig. 4 shows a neural signal that has been high-pass filtered 
at 300 Hz, isolating the spikes [21], Here, a nearby neuron 
producing relatively large spikes fires twice between 35 
and 40 ms, while a more distant neuron fires three spikes 
between 3 and 12 ms. When multielectrode arrays are 
placed in the brain, it is common for some electrodes to 
detect spikes from two to four distinct neurons, while 
other electrodes may see no resolvable spikes. Fig. 5 shows
0 0.5 1 1.5
time [ms]
Fig. 5. Time-aligned spikes recorded from cat auitttory cortex 
using Utah Electrode Array, integrated amplifier, and wireless 
telemetry [11. Three distinct neurons are visible.
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51 tim e-aligned spikes recorded from cat auditory cortex 
using a Utah Electrode Array. (These data were gathered 
by the wireless system described in [8 ].) Three distinct 
waveform shapes are visible , corresponding to three 
nearby neurons w ith  different distances and/or orienta­
tions w ith  respect to the electrode tip.
I I I .  N E U R A L  S IG N A L  A M P L IF IC A T IO N
A. Design Requirements
Due to the small amplitude of neural signals recorded 
extracellu larly and the high impedance of the electrode­
tissue interface, am plification must be perform ed before 
these signals can be digitized or analyzed in any way. An 
integrated front-end am plifier for neural signals must:
1) have suffic iently  low  in put-re fe rred  noise to 
resolve spikes as small as 30 /iV in amplitude;
2) have sufficient dynamic range to convey spikes or 
LFPs as large as ± 1 -2  m V in am plitude;
3) have much higher input impedance than the 
electrode-tissue interface and have negligible dc 
input current;
4) am plify signals in the frequency bands of interest 
(rough ly  300 H z -5  k H z  for spikes and 10-200 H z  
for local field potentials);
5) block dc offsets present at the electrode-tissue 
interface to prevent saturation of the am plifier; and
6) consume little silicon area and use few or no off- 
chip components to m inim ize size.
In addition to these requirements, the am plifier should 
have a high common-mode rejection ratio to m inim ize 
interference from 50/60 H z  power line noise, and a high 
pow er-supply rejection ratio if  power supply noise is 
significant (e.g., from ac inductive power links). Arrays of 
am plifiers should have low  crosstalk between channels.
To  reduce pickup of 50/60 H z  noise, m icrophonics, 
and other capacitively and inductive ly coupled interferers, 
the distance between electrode and am plifier should be 
m inim ized. Additionally, tethering forces introduced by 
w ires cause problems for electrodes inserted into the soft, 
pliable brain tissue. Thus, the am plifiers are ideally 
attached d irectly to the electrodes very near the recording 
site. Th is  proxim ity of the electronics to liv ing  tissue 
imposes strict lim its on the amount of power that can be 
dissipated by the c ircu itry ; if  cells are exposed to elevated 
temperatures for extended periods of time, they w ill die
[9], [10], Thus, we add another requirem ent for neural 
signal am plifiers: operation at low  pow er levels to 
m inim ize tissue heating.
The precise limits to power dissipation in implanted 
devices can be difficult to establish. Most devices are 
designed to lim it the chronic heating of surrounding tissue to 
less than 1 °C. Thus, the size and shape of a device determine 
its power lim its; smaller devices can dissipate less power 
safely. W hile heat conduction in the body can be simulated
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with some accuracy, convection from blood flow  cannot be 
modeled accurately and thus experimental validation is 
required. Preliminary experiments have shown that an 
implanted cortical 100-electrode array w ith integrated 
electronics measuring roughly 6 x 6 x 2  mm3 can safely 
dissipate approximately 10 m W  of power [29], [30], This 
power lim it poses a challenge for high-channel-count 
recording systems since each electrode requires a dedicated 
low-noise amplifier.
A  rough order-of-m agnitude analysis of multichannel 
neural recording devices presents a sobering picture for 
circu it designers: w ith modern M E M S  arrays provid ing 
approxim ately 100 electrodes and a power dissipation lim it 
of 10 m W , each channel must consume less than 100 /iW, 
and this does not even include shared resources on a chip 
such as analog-to-digital conversion, power regulation, 
control, and telem etry circuits.
B. Circuit Architecture and Design Techniques
Fig. 6 shows the schematic of a neural signal am plifier 
that was first described in [32], The am plifier is based 
around an operational transconductance am plifier (O T A )  
that produces a current proportional to the differential 
voltage applied to its inputs, where Gm is the constant of 
proportionality. A  capacitive feedback netw ork consisting 
of Ci and C2 capacitors sets the midband gain of the 
am plifier. (C ;n models the input capacitance of the O T A , as 
well as any bottom-plate capacitance from C i and C2.) The 
input is capacitively coupled through C\, so any dc offset 
from the electrode-tissue interface is removed. C1 should 
be made much smaller than the electrode impedance to 
m inim ize signal attenuation.
The R 2 elements shown in the feedback loop represent 
lossy elements that set the low -frequency am plifier cutoff;
FS




Fig. 6. Schematic of OTA-based neural signal amplifier with 
capacitive feedback.
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Fig. 7. Log-1 ogplot of (a) gain versus frequency for the neural 
amplifier shown in Fig. 6 and (b) neural amplifier output noise 
versus frequency.
frequencies fi  and The lower cutoff frequency is 
determined by the product of R2 and C2, while the upper 
cutoff is determined by the load capacitance CL, the OTA 
transconductance Gm, and the midband gain. Capacitive 
feedthrough introduces a right-half-plane zero at fz. This 
zero can be pushed to very high frequencies (higher than 
secondary poles due to parasitic capacitances in the OTA) 
by setting
c2 «  VQQ (2)
so that it has little practical effect on amplifier operation.
The thermal noise sources in the neural amplifier are 
shown in Fig. 6 as voltage sources vnia and vur. The source 
vnia models the input-referred voltage noise of the OTA. (If 
MOSFETs are used as input devices, then the current noise 
is negligible at low frequencies.) The two vnR sources 
model the thermal noise (or lohnson noise) contributed by 
the resistive R2 elements in the feedback loop. Fig. 7(b) 
shows the contributions to the total amplifier output noise 
when both vnia and vnR are taken to by white (i.e., ignoring 
l / f  noise). The OTA contributes noise primarily between 
fi and /h- Below a particular frequency, the noise 
contribution from vnR will dominate; we denote this fre­
quency /corner. If R2 is implemented as a real resistor so that 
its noise spectral density is
if) =  4 kTR2 (3)
they may be implemented using real resistors, but the 
MOS-bipolar element used in [32] provides an area- 
efficient means of creating a small-signal resistance of
> 1012 Q for low-frequency operation (i.e., LFPs). The long 
time constant associated with this pole can cause the 
amplifier to recover slowly from large transients, so the 
Mps transistors can act as switches to implement a “fast 
settle” function.
Fig. 7(a) shows a gain versus frequency plot for the 
neural amplifier in Fig. 6. The approximate transfer 
function is given by
and Ci C2, Cin, then fcorner is approximately
/corner ~  \j 2 C
(A similar result is obtained for the MOS-bipolar element 
used as R2 in [32].) To minimize the noise contribution 
from the R2 elements, we should ensure that fCOmer ^  /h- 
For resistive R2 elements, this can be accomplished by 
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C i 3 fi
(5)
In practical circuits, 
dominate the noise
The midband gain AM is set by the capacitance ratio C1/C2 , 
and the gain is flat between the lower and upper cutoff
the l / f  noise from the OTA may 
contributed by the R2 elements. 
However, if multitransistor, amplifier-based circuits are 
used as R2 feedback elements, the increased thermal noise 
from these circuits may masquerade as increased l / f  noise 
as shown in Fig. 7(b).
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If th e  noise con tribu tion  from  R2 is negligible (i.e ., 
/comer ^  fn )  and Q  C2, Chl, then  th e  o u tp u t roo t m ean 
square (rm s) noise voltage of the neural am plifier in 
Fig. 6  is dom inated  by the noise from  th e  OTA. T hus, the 
design o f the OTA is crucial to m in im ize th e  overall noise 
o f th e  neural am plifier. W e use a cascoded cu rren t-m irro r 
OTA as show n in Fig. 8 , b u t o th e r topologies such as a 
folded cascode am plifier w ould w ork as w ell. The input- 
re fe rred  therm al noise spectral density  o f th is OTA is 
given by
This is accom plished by sizing the  transis to rs so th a t M i 
and  M 2 opera te  in w eak inversion w here th e  ratio  o f device 
tran sconduc tance  to  d rain  cu rren t (gm/Ip )  is m axim um  
and  M 3 — Mg opera te  deep  in strong  inversion w here 
gm/Io  is greatly  reduced  [33]—[36].
Perhaps th e  m ost critical tradeoff in neural am plifier 
design is th a t be tw een  pow er d issipation and  input- 
re fe rred  noise. A d im ension less figure of m erit tha t 
cap tures th e  essence of th is tradeoff clearly  is the noise 
efficiency factor (N EF), first p roposed in [31]







(6) NEF =  Vw 21*,
7T * UT * 4feT * BW (7)
w here gmi is the  tran sconductance  of th e  in p u t devices M i 
and  M 2, gm3 rep resen ts  the tran sconductance  of th e  nM O S 
cu rren t m irro r devices M 3 — Mg, and gm7 rep resen ts  the 
tran sconduc tance  of the  pM O S cu rren t m irro r devices M7 
and  Mg. The b iasing transis to rs (M m i and  Mm2) and the 
cascode transis to rs ( M q  and  M q )  co n trib u te  negligible 
noise.
As described  in [32], the in p u t-re fe rred  noise o f th is 
OTA can be m in im ized  by ensu ring  th a t gmi gm3 , gm7.
w here  Jtot is the total am plifier supply cu rren t, Ut is the 
therm al voltage feT/q, BW is th e  am plifier bandw id th , and 
is the am plifier’s in p u t-re fe rred  rm s voltage noise. 
An am plifier w ith noise con trib u ted  only by the therm al 
noise o f a single ideal b ipo lar tran sis to r has an NEF =  1; all 
physical circu its have NEF >  1. In [32], we d em onstra ted  
th a t the NEF o f CM OS neural am plifiers is m in im ized  by 
selectively opera ting  transis to rs in w eak or strong  inver­
sion as described  above.
F ig .  8 .  Schematic of OTA used in the neural amplifier shown in Fig. 6.
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N ote th a t NEF does no t d irectly  accoun t for pow er 
d issipation  since supply voltage is no t p resen t in the 
expression. H ow ever, in m odern  IC am plifiers, supply 
voltage only varies by a factor o f perhaps five (e.g ., 1 -5  V), 
w hile  supply c u rren t can vary by m any o rders o f m agnitude 
(e.g ., 1 nA -1  A). So NEF is closely co rre la ted  w ith  pow er 
consum ption . In w eak  inversion, tran sconduc tance  is 
linearly  proportional to  bias cu rren t [33]—[36], so from
(6 ) w e can see th a t noise spectral density  is inversely 
p roportional to bias cu rren t.
C. Noise vs. Layout Area
The rm s in p u t-re fe rred  noise o f the  neural am plifier in 
Fig. 6 is given as
— /c ,v;, = C'2 +  C „ \  16kT
Ci
1 +  2 —  +  — J A/. (8)
3gm1 \  I /
If th e  am plifier is designed so th a t Q  C2 , C;„ and 




. . . 7T 1 CmC2 7T Gn 
-  JH ■ T  -  T l  '
2 271 CiC, 2 4 Ci Am
(10)
T herefo re , the total rm s noise re fe rred  to  th e  in p u t o f the 
am plifier is found to  be
Vni
4 kT  
3ClA m (11)
th e  layout area  w ill be p roportional to  CL +  2C\ 
can w rite  an  expression for am plifier a rea  as
2C2. W e
C i + 2 C , + 2 C 2 CI +  2(AM + 1 ) C 2 
A rea = ---------- —----------= ------------- —------------ (12)
a c
w here  C' is th e  capacitance p e r u n it a rea of linear 
capacitors (typically  a round  1 fF /^ m 2 in m odern  CMOS 
processes). Solving (11) for Ci, and  substitu ting  in to  (12), 
w e derive an expression for am plifier a rea as a function  of 
in p u t-re fe rred  noise, m idband  gain, and  C2
4
A rea =  -  -
kT
3 V2,rmsAMC'
-2(A M +  1 ) ^ .  (13)





T he equivalen t brick-w all bandw id th  (A f )  of the  am plifier 
(w hich  has one dom inan t pole) is given by (7 t/2)/h  if 
f» >  f t  [37]
From  th is expression, it is clear th a t th e  total am plifier 
noise in teg ra ted  across its bandw id th  is only  a function  of 
tem p era tu re , load capacitance CL, and  ciosed-loop gain A M. 
T em pera tu re  w ill be nearly  constan t in im plan ted  applica­
tions, and  Am m ust be lim ited  to  be significantly  less than  
the  (poorly  con tro lled ) open-loop gain o f th e  am plifier if 
w e w an t th e  gain to  be w ell con tro lled  by th e  ratio  o f Ci to 
C2. T hus, (11) d em onstra tes a clear tradeoff be tw een  input- 
re fe rred  noise and  silicon area, w h ich  is often  dom inated  
by capacitors.
Since C2 is usually  m ade as sm all as possible w hile 
staying above parasitic  capacitances, AM is set by sizing Ci- 
If the  area  of the am plifier is dom inated  by capacitors, th en
Taking C2 =  200  fF as a practical low er lim it (to  stay 
above stray parasitic  capacitances) and  Vni,mls =  2 ^.Vrms, 
an op tim um  gain of 60 is found. If the in p u t-re fe rred  noise 
specification  is raised  to  5 fiVrms, th e  op tim um  gain to 
m in im ize layout area is 24.
Thankfully, these values o f Am fall in a practical range. 
A gain o f perhaps ten  or m ore is desirab le  to boost the 
signal above th e  in p u t-re fe rred  noise o f successive circuits. 
A gain of g rea te r than  100 or so is d ifficult to achieve w ith  
high accuracy un less th e  open-loop gain of the am plifier is 
ex trem ely  high and  a large C i/C 2 ra tio  is used.
The data  from  Figs. 2 - 4  w ere  o b ta ined  using  a 
com m ercial RHA1016 in teg ra ted  neural am plifier (In tan  
T echnologies, LLC, Salt Lake City, U T) developed using  
th e  techn iques described  here. T his am plifier uses a 
fully d ifferential design th roughou t to  im prove com m on­
m ode noise re jection , and  has an in p u t-re fe rred  noise of 
2 fiVrm s [21],
The data from  Fig. 5 w as ob ta ined  using a 100-channel 
neural record ing  system  w ith  an in teg ra ted  analog-to- 
digital converte r (ADC) and  w ireless RF te lem etry  [8]. 
Fig. 9 show s a photograph  of th is  chip , w hich  m easures 
4 .7  mm x  5.9 m m 2 afte r fabrication  in a 0 .5 -^m  2-poly, 
3-m etal CM OS process. Each am plifier fits in to  a layout 
area of 400  x  400  fim 2 so th a t it m ay be flip-chip bonded  
to  the back of a U tah E lectrode A rray for com plete 
in teg ra tion . The am plifiers on this chip w ere  designed for 
an in p u t-re fe rred  noise of 5 ^V rm s to  reduce  th e  requ ired  
layout area. Since the layout a rea  of neural am plifiers is 
typically dom inated  by capacitance and  C' for linear capac­
itors does no t scale dram atically  in deep  subm icrom eter
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F ig .  9 .  Photograph of lOO-channel neural recording integrated 
circuit. The chip measures 4.7 \  5.9 mm2 and includes an ADC, 
spike detectors, and a wireless RF telemetry system 18].
processes, m oving to  sm aller p rocesses resu lts in m odest 
area savings.
D. Signal Digitization
To p e rm it the  robust transm ission  of neural data  across 
a w ireless channel, th e  am plified  neural signals m ust be 
converted  in to  a digital rep resen ta tio n . Fig. 10 show s a 
varie ty  o f techn iques for perfo rm ing  th is d ig itization . In  all 
cases, a p ream plifier m ust be used  first to  boost the 
m icrovolt-level e lec trode  signal and  dram atically  low er the 
driving im pedance.
F ig .  1 0 .  Block diagram showing six different techniques for di&tizing 
various aspects of a neural signal. Estimated single-electrode data 
rates for all six techniques are shown.
T he m ost stra igh tfo rw ard  techn ique for d ig itizing  the 
neural signal is to  pass the w ide-band am plified  signal 
th rough  an  ADC, as show n in Fig. 10(a). If LFP in fo rm ­
ation  is no t needed , it can be e lim ina ted  w ith  a high-pass 
filte r p rio r to  d ig itization , as show n in Fig. 10(b). M ost 
com m ercial neural reco rd ing  eq u ip m en t (m oun ted  in 
large rack-m ount cases and  supplied  by ac wall pow er) 
opera tes in  one of these  m odes using  sam pling  rates of 
approxim ately  30 kS/s w ith  reso lu tions of 12-16  bits 
(e.g ., [38]). These system s thus p roduce data ra tes of 
3 6 -4 8  M b/s from  a 100-electrode array. A reduced  sam ­
p ling  rate  o f 15 kS/s and  reso lu tion  of 10 bits [as show n in 
Fig. 10(a) and  (b)] is sufficient for m ost scien tific  and 
clinical applications, b u t this still yields a data  stream  of 
15 M b/s for 100 electrodes.
T ran sm ittin g  data  a t these  ra tes over a w ireless 
transcutaneous link is difficult o r im possible to achieve in 
small, im planted  systems that are severely pow er con­
strained. RF links are handicapped by the fact that the tissue 
absorption of electrom agnetic radiation follows an / 2 trend. 
Thus the FCC-approved M edical Im plant C om m unication 
System band was allocated in the relatively low -frequency 
band of 4 0 2 -4 0 5  M H z and consists of ten  channels each 
w ith  only 300 kH z of bandw idth . Infrared  light penetrates 
bone and  tissue w ith  little  a ttenuation , b u t optical links 
require a fair am oun t o f pow er. Recently, transcutaneous 
data transfer at 40  M b/s was dem onstrated , b u t the pow er 
consum ption of the transm itter was 120 m W  [39]. Clearly, 
im plantable high-channel-count neural recording devices 
will likely require  circuitry  for on-chip data com pression.
IV . A D A PT IV E  N E U R A L  S PIK E  
D E T E C T IO N
W hen one considers the n a tu re  of typical neural signals, it 
is clear th a t far too m uch  in fo rm ation  is be ing  tran sm itted  
in Fig. 10(a) and  (b). For m any scien tific  and  neu ro p ro s­
th e tic  applications, the only  re levan t in fo rm ation  is the 
p resence  and  tim ing  o f action  po ten tia ls  to  an  accuracy of 
approxim ately  1 ms. D etec ting  the p resence  or absence of 
a spike every 1 m s p roduces a 100 kb /s data stream  for a 
100-electrode system . This data  ra te  could be reduced  
even fu rth e r by the  use of an asynchronous protocol tha t 
tran sm its data  only w hen  spikes appear (e.g ., [40]). C o rti­
cal n eu rons exh ib it firing  rates a round  10 H z, and  in a 
lOO-channel system, the “address” of each spike can be en ­
coded in a 7-bit num ber represen ting  its e lectrode of origin. 
If w e transm it an address only w hen a spike occurs, our data 
ra te  can be reduced to an average of 7 kb/s. A system 
described in [7] sends the address of spikes and uses a 5-bit 
ADC to transm it the am plitude of the spike as well.
T he rem ain ing  problem  is how  to perform  this data 
reduction  from  noisy analog w aveform  to iden tified  spikes 
in a sm all, low -pow er device. The am plitude  of spikes 
re c o rd e d  e x tra c e llu la r ly  can  vary  w idely  from  one  
e lec trode  to  the  nex t depend ing  on th e  relative position
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and  o rien ta tio n  of th e  reco rd ing  site and  th e  cell carry ing 
the  im pulse. A dditionally , background  noise caused by 
d is tan t neural activity, e lec trode  noise, and  elec tron ic  
noise in th e  p ream plifier can vary w ith  tim e, tem p era tu re , 
and  e lec trode  position.
A stra igh tforw ard  techn ique show n in Fig. 10(c) is to 
set a sp ike-detection  th resho ld  m anually  using  a digital-to- 
analog converte r (DAC). This techn ique  has been  im ­
p lem en ted  in a 100-channel w ireless neural record ing  
system  th a t tran sm its one user-selectab le  channel using 
the  techn ique  show n in Fig. 10(b), w hile spike data  from 
all 100 channels are  tran sm itted  using  m anual spike 
th resho ld ing  [8]. The ADC allows th e  u se r to  observe the 
w aveform  from  each  e lec tro d e  in tu rn  an d  se t an 
appropria te  sp ike-detection  th resho ld  using  local DACs.
In th e  fu tu re , it w ould be advantageous for th e  im ­
p lan ted  dev ice to  au tonom ously  se t sp ike d e tec tio n  
th resho lds for each channel. In  pursu it o f th is goal, we 
developed a small m ixed-signal c ircu it to  adaptively set 
spike detec tion  th resho lds above a background  noise level.
A. Adaptive Spike Detection Algorithm
The goal of ou r spike-detection algorithm  (first described 
in [41]) is to adaptively set a detection  th reshold  that is low 
enough to capture action potentials bu t high enough to 
reject occasional peaks in th e  background noise. W e assum e 
Gaussian background noise having a m ean of zero. (M ea­
sured background noise from actual neural recordings has a 
roughly Gaussian d istribution , though the tails are slightly 
w ider [42].) T herefore the noise is entirely  described by its 
rm s value, w hich is equivalent to  its standard  deviation a.
If w e can m easure th e  rm s level a  o f th e  background  
noise, w e can set a th resh o ld  to  som e m ultip le  of a  and  
re jec t all b u t a vanishingly  small fraction  of the background  
noise. For exam ple, w ith  a th resho ld  of 5<r, th e  probability  
o f G aussian  no ise  tr ig g e rin g  th e  sp ike  d e te c to r  is 
approxim ately  3 x  10~7.
To develop a sim ple m ethod  for m easuring  <j, we 
observe th a t if a th resh o ld  is set a t <r, th e  p robability  of 
G aussian noise exceeding th is th resh o ld  is 0.159. Fig. 11(a) 
show s a noise w aveform  and  a th resho ld  level o f la .  A fter 
com paring  the  noise w ith  th is th resho ld , w e get a digital 
w aveform  having a du ty  cycle (i.e ., th e  fraction  of tim e the 
w aveform  is h igh) o f 0.159 [see Fig. 11(b)]. The du ty  cycle 
is p roportional to  the  dc level o f th is digital w aveform , and  
w e can use th is signal as feedback to  servo a reference  
voltage to the  l a  level of th e  w aveform .
Fig. 12 shows a block diagram of the proposed adaptive 
spike detection  algorithm . C om parator A is used  in a 
feedback loop (w ith  a gain of K) tha t servos the duty  cycle of 
its ou tpu t to 0.159, thus setting  ViCT to the  rm s level of the 
input waveform . This voltage is then  am plified by a constant 
N  typically having a value o f five o r g reater. The resulting 
voltage Vnct is used  as the threshold  level for C om parator B. 
Thus, the circuit perform s spike detection using a specified 
m ultiple o f the background noise rm s value.
F ig .  1 1 . if Gaussian noise (top) is passed through a comparator 
having a threshold set to the rms value of the noise (dotted line), 
the resulting digftal signal (bottom) made up of zeros and ones has 
a dc level of 0.159 (dotted line).
The presence  of spikes in th e  w aveform  will lead  to 
e rro rs in o u r estim ate  o f th e  noise rm s level since th e  ViCT 
feedback loop does no t d is tingu ish  betw een  spikes and 
background  noise. H ow ever, if th e  spikes are  approxi­
m ately  ac balanced  (as m ost b iphasic spike w aveform s are) 
and  occur relatively  in frequen tly , they  should  have little  
effect on the  rm s noise estim ate . W ith  cortical firing rates 
a round  10 H z and  action  po ten tia ls  approxim ately  1 ms in 
du ra tion , spikes are  p resen t only about 1% of th e  tim e.
B. Circuit Design and Im plementation
W e im p lem en ted  th e  adaptive spike detec tion  algo­
rithm  in a CM OS in teg ra ted  c ircu it w ith  th e  goal of
F ig .  1 2 . Block diagram of the adaptive spike detection algorithm.
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F ig .  1 3 . Schematic of the adaptive spike detection circuit.
m in im izing  pow er consum ption  and chip area. The circu it 
was com pletely  in teg ra ted  in  a 1.5-fim  2-m etal 2-poly 
CM O S process, using  no  off-chip com ponents.
A schem atic  of th e  adaptive spike detec tion  c ircu it is 
show n in  Fig. 13. C om parators A and B are im plem ented  
using standard  regenera tive  la tch-and-hold  topologies [37], 
The duty  cycle of C om parator A is calculated  using  an 
OTA to  realize a Gm — C low-pass filter. By b iasing th is 
OTA in th e  sub th resho ld  region, cu to ff frequencies below
1 H z m ay be achieved [34], The h igh-frequency  oscilla­
tions of th e  digital w aveform  are a ttenua ted  leaving only 
th e  dc level, w h ich  is p roportional to  th e  duty  cycle of th e  
w aveform . By tak ing  a “ ru n n in g  average" of th e  duty 
cycle using  th is leaky in teg ra to r, th e  c ircu it is able to  
adap t to  tim e-varying levels of background  noise. The 
tim e  constan t of th is  filte r sets th e  adap ta tion  tim e 
constan t.
A n nM O S d ifferen tia l pair is used to  com pare th e  
o u tp u t of th e  low -pass filte r to  th e  re fe rence  voltage 
Vduty =  0.159V dd, w hich  co rresponds to  a low -pass filter 
o u tp u t ind ica ting  C om parato r A is opera ting  at th e  la  
th resho ld  level. C u rren t from  one leg of th e  d ifferen tia l 
pair is m irro red  using a pM O S cu rren t m irro r and driven 
in to  tw o resisto rs in  series. These resisto rs convert th e  
cu rren t in to  tw o voltages: V\„ =  IR and Vsa- =  5IR. To save 
chip area, these  resisto rs w ere  im plem en ted  as nM O S 
transis to rs opera ting  in  th e  deep  triode  (linear) region. By 
sizing th e  tran sis to rs  appropria te ly , a d ra in -to -source  
resistance R of approxim ately  10 k fi was ob tained.
C. Circuit Testing
W e tes ted  th e  adaptive spike de tec to r using a syn thetic  
w aveform  p rogram m ed in to  an arb itra ry  w aveform  g en e r­
ator (A gilent 33120A). T he te s t w aveform  consisted  of 
th ree  typical ex tracellu lar action  po ten tia ls  em bedded  in  a 
background of G aussian noise  and rep resen ted  th e  ou tpu t 
from  a pream plifier in  a neura l reco rd ing  system . The first 
10 m s of th e  tes t w aveform  is show n as th e  in pu t w aveform  
in  Fig. 14. The res t of th e  w aveform  consisted  only of 
noise. T he w aveform  was 80  m s in  leng th  and was played 
in  a loop so th e  b u rs t of th re e  spikes appeared  periodically  
at a ra te  of 12.5 Hz.
W e applied th is w aveform  to  th e  in p u t of th e  adaptive 
spike detec to r. The am plitude  of th e  w aveform  was set so 
th a t th e  largest spike had an am plitude  of 70 mV and th e  
background noise had an  rm s value of 5.5 mV. (A ssum ing 
a pream plifier w ith  a gain of 60 dB, th is co rresponds to  a 
spike am plitude  of 70 fiV  and a noise rm s value of 5.5 fiV  
at th e  elec trode .) Fig. 14 show s th e  in p u t w aveform  along 
w ith  th e  value of and th e  ou tp u t of C om parato r B. 
The adaptive spike d e tec to r successfully sets th e  th re s ­
hold to  an appropria te  level to  de tec t spikes bu t reject 
noise.
T he am plitude of th e  in pu t w aveform  (largest spike) 
was varied from  23 to  116 mV (and  th e  rm s noise level 
varied from  1.8 to  9 .2  mV). The c ircu it functioned  co r­
rectly  as th e  am plitude of th e  background noise changed by 
a factor of five. Fig. 15 show s th e  response of th e  c ircu it to  
a w aveform  con ta in ing  only noise and no spikes. The 
algorithm  succeeds in  re jec ting  th e  no ise  com pletely  de­
spite occasional peaks in  th e  G aussian  w aveform . (In  
Figs. 14 and 15, th e  0 - 5  V digital ou tp u t voltage is scaled 
dow n for clarity .)
T he c ircu it consum ed 0 .094  m m 2 of ch ip  area in  a
1 .5 -^m  process, and its pow er consum ption  was 57 fiW  
w hen  ru n  from  a 5 V pow er supply. The tw o com parators
F ig .  1 4 .  Measured output of adaptive spike detection chip for 
input amplitude of 70 mV.
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F ig .  1 5 . Output of adaptive spike detection chip with input of 
bandlimited Gaussian noise only.
F ig .  1 7 . Schematic of stagger-tuned fourth-order bandpass filter 
tuned for a one-octave passband o f20-40 Hz.
consum ed  91% of this pow er, so fu tu re  w ork  will focus on 
reducing  th e ir  pow er d issipation.
V. LO CAL F IE L D  P O T E N T IA L  
EN E R G Y  D E T E C T IO N
A. LFP Energy Detection Algorithm
As d iscussed  above, local field  po ten tial signals also 
con tain  useful in fo rm ation . Since LFPs occur below  
200  Hz, they  m ay be d ig itized  using a slow  ADC, as show n 
in Fig. 10(e). M ost analysis of LFP in form ation  involves 
track ing  the energy of LFP signals in a certa in  narrow  
range of frequencies (e.g ., 2 0 -4 0  H z) [28], If this analysis 
is perfo rm ed  on ch ip  before transm ission , a slow er ADC 
w ith  low er reso lu tion  m ay be used  to  cap tu re  the changes 
in energy  in particu lar frequency  bands of in te rest, as 
show n in Fig. 10(f).
Fig. 16 presen ts a diagram  of our p roposed algorithm  
for on-ch ip  LFP energy detec tion  [43]. To m easure the 
energy  in an LFP signal, w e first use a bandpass filte r to 
isolate the frequencies o f in te rest. The filte red  signal is 
then  squared, and  th e  squared  signal is passed to a leaky 
in teg ra to r th a t effectively calculates a ru n n in g  average of 
signal energy w ith in  th e  passband of the system . The tim e 
c o n s ta n t  o f  th e  le ak y  in te g r a to r  d e te r m in e s  th e  
“persistence  of m em ory” in this ru n n in g  average.
B. Circuit Design and Im plem entation
W e designed the LFP energy detec tor for im plem entation 
in a CMOS integrated circuit w ith the goal of m inim izing 
pow er consum ption and chip area. All transistors w ere 
operated in the subthreshold region to conserve pow er and 
achieve large tim e constants w ith integrated capacitors [34].
A schem atic o f the bandpass filte r is show n in Fig. 17. 
The c ircu it uses five OTAs and  seven capacitors to realize a 
fou rth -o rder bandpass filter. W e use the standard  te ch ­
nique of stagger tun ing  w here  tw o second-order bandpass 
filters are cascaded and  tu n ed  to  slightly d iffe ren t freq u en ­
cies. The com bination  of th e ir  tran sfe r functions resu lts in 
a w ider, fla tte r passband than  in e ith e r single filter.
Each second-order bandpass filte r consists of tw o OTAs 
and  th ree  capacitors. The OTAs use d iode-connected  
transis to rs for source degenera tion  to ex tend  th e ir  linear 
range. The tran sfe r function  of each filter is given by
votjt(s) AN u?q{3
Vin (s) U ----L J—L i±!il
(15)
w here
uq =  27rf0 =  —
j3 =  si/ n (A +  1 )(K  +  1) -  N 
« VNAK i f A , K » l
Q ;
13




F ig .  1 6 .  Block diagram of local field potential energy detector.
The o u tp u t signal vqut is cen te red  a round  Vr e f > a dc 
voltage th a t was set to 1.2 V. W e sized the capacitors in our
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circu it to give A =  20 and  K =  5 (w ith  C =  0.1 pF). The 
transconductance  of the  low er OTA was set by ad justing  its 
bias c u rre n t J|j
Ju
(k +  1) 2 UT
(19)
w here  k is the w eak inversion slope (approxim ately  0.7) 
and  Ut is th e  therm al voltage kT /q  (approx im ately  27 mV 
a t body tem p era tu re ). W e set the bias c u rre n t in the u p p er 
OTA five tim es sm aller to  achieve N  =  5.
As w e see from (15), th is c ircu it acts as an ac-coupled 
second-order bandpass filte r cen te red  a t fo w ith  a quality  
factor Q se t to  2.5 by capacito r and  bias c u rre n t ratios. The 
c ircu it also has a zero  at pfy, b u t since p  =  25 in our 
c ircu it, the  zero  takes effect ou tside the passband and  thus 
has little  p ractical effect on the filter. W e added  a sing le­
pole low -pass filte r to  the  c ircu it (c en te r OTA in Fig. 17) to 
ensu re  th a t the gain decreases at high frequencies despite  
the p resence  of this zero.
W e used  bias cu rren ts  o f I b =  43 and  24 pA in the 
low er OTAs and  8 .8  and  4 .8  pA in the u p p e r OTAs to 
cen te r the passbands of th e  first and  second  bandpass 
filters n ear 36 and  22 H z, respectively. The com bined  
system  has a passband from  20 to  40  H z w ith  a tw o-pole 
(40  dB /dec) ro lloff a t each end.
Fig. 18 show s a schem atic  o f the c ircu it th a t squares the 
signals from th e  bandpass filte r and  produces a ru n n in g  
average of signal energy. W e use a sub th resho ld  CM OS 
G ilbert m u ltip lie r to  square the in p u t voltage v lfp  provided 
by th e  bandpass filter. The o u tp u t o f the G ilbert m ultip lier 
is a b id irectional cu rren t (due  to the nM O S c u rre n t m irro r) 
th a t is forced  in to  an OTA configured  as a Gm — C filter 
(Gm_i„t and  C;„t in Fig. 18). The tim e constan t o f th is filter 
w as set to  100 ms, a reasonable value for the  in teg ration  of 
LFP signal energy  in the 2 0 -4 0  H z range.
Fig. 18. Schematic of circuit to square v signal and perform a leaky 
integration to produce a running average of lfp energy iy„„s)).
Fig. 19. Measured fitter passbands for two different biasing 
conditions. L eft curve: 21-40 Hz. Right curve:39-88 Hz.
C. Circuit Testing
T he LFP energy  detec tion  c ircu it w as fabricated  in a
1.5-/-/m 2-m etal 2-poly CM OS process. The c ircu it was 
com pletely  in teg ra ted , using  no off-chip com ponen ts. The 
c ircu it con ta ined  e igh t capacitors w ith  a total capacitance 
o f 8 .2  pF. The LFP d e tec to r layout consum ed  a chip area of 
586  x  79 /im 2 (0 .0 4 6  m m 2). C apacitors consum ed  ap ­
proxim ately  50% of the layout area.
T he bandpass filte r w as b iased  to  have a pass band  of 
approxim ately  2 0 -4 0  Hz. A netw ork  analyzer w as used  to 
m easure the filte r tran sfe r function  (see Fig. 19). As 
expected , the filte r exhibits a 40 dB /dec ro lloff outside of 
the passband of 2 1 -4 0  Hz. The filte r has a m idband  gain of 
approxim ately  26 dB. To d em onstra te  the tunab le  natu re  
o f th e  circu it, the  tran sfe r function  w as also m easured  w ith 
the bias cu rren ts  doubled , y ield ing  a passband of 3 9 -8 8  H z 
(rig h t curve in Fig. 19). The passband w as set back to 
2 1 -4 0  H z for all la te r experim ents.
As a tes t o f overall c ircu it perfo rm ance, w e used  
p re reco rd ed  broadband  neural data  from  a Utah E lectrode 
A rray ch ron ically  im p lan ted  in m onkey p rem o to r and  
m oto r cortex  (0 .3  H z -7 .5  kH z; 30 kS/s, 12-bit sam ples). 
W e program m ed  a tw o-second segm ent o f neural data  
from  one of the 100 e lec trodes in to  a function  genera to r 
[see Fig. 20 (a)] and  played it to the chip, am plified  by a 
factor of 60 dB. (In  an actual neural reco rd ing  system , the 
LFP energy detec tion  c ircu it w ould  be connec ted  to  the 
record ing  e lec trode  via a low -noise p ream p lifier such as 
the one described  in Section III.)
T he ch ip ’s response w as com pared  to  a Thom son 
m u ltitap er spectral analysis perfo rm ed  on a PC using 
MATLAB as show n a t the bottom  of Fig. 20. An arb itra ry
Dala courtesy of K. Shenoy, Stanford University.
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Fig. 20. (Top) Neural waveform containing spikes and local field 
potentials. (Bottom) Response of the LFP energy detection circuit 
(jagged line) compared to the response of a Thomson multitaper 
spectral analysis run offline on a PC (smooth, dark line) [41].
Both techniques measured LFP energy in the 20-40 Hz band.
scaling factor was used  to  align the  tw o cu rves’ am plitudes. 
The c ircu it ou tp u t closely follows the m u ltitap e r analysis 
resu lts , w hich is w idely  considered  to be the optim al 
spectral analysis m ethod  for LFP analyses [28]. The c ircu it 
consum es only 5 nW  of pow er w hen  run  from a 5 V pow er 
supply. The c ircu it accurately  detec ts LFP energy  levels 
w ith in  a specified pass band. The sm all size and  low pow er 
operation  of th is c ircu it m ake it com patib le  w ith fully 
im p lan ted  m ultie lec trode  applications.
a t high sam pling  ra tes, can consum e significant pow er; 
they  should  be used  sparingly. A nalog com puta tion  such as 
adaptive spike th resho ld ing  and LFP energy  calculation 
can p rov ide  p rac tica l a lte rn a tiv es  to  th e  trad itio n a l 
approach of A /D  conversion and digital signal processing.
The spike detec tion  algorithm s p resen ted  h ere  have no t 
addressed  th e  p roblem  of “ spike so rtin g ” if m ultip le  
neurons are observed from a single elec trode  (e.g ., Fig. 5). 
O th e r neural reco rd ing  system s rep o rted  in the lite ra tu re  
d ig itize and  tran sm it spike peak am plitudes [7] o r peak and 
trough am plitudes [44]. This w ould  enab le  a sim ple 
clustering  algorithm  to d iscrim inate  betw een  spikes w ith 
significant size differences.
M any softw are-based spike so rting  techn iques devel­
oped during  the  past few  decades are qu ite  co m pu ta tion ­
ally in tensive (e.g ., [45]), b u t som e purely  digital sorting  
algorithm s are being  adap ted  for pow er-effic ien t in te ­
gra ted  im plem en ta tion  [46]. A ny on-chip  spike sorting  
algorithm  m ust deal w ith  the  fact th a t spike am plitudes 
and  shapes change w ith tim e as th e  e lec trode  array  moves 
slightly in th e  tissue [47].
A lthough it is tem p tin g  to  im agine increasingly  e la­
bo ra te  circu its for on-chip  data  processing, size and  pow er 
lim itations d ic ta te  th a t w e perform  only the bare  m inim um  
opera tions in im plan ted  neural record ing  devices; all o th er 
processing  can be im plem en ted  ou tside th e  body w here  
heat, volum e, and  m ass are less o f a concern . This im plies 
th a t an im plan ted  system  should only am plify neural 
signals, perform  basic filtering , and find the  m ost efficient 
way to  tran sm it re levan t data  th rough  th e  “ transcu taneous 
b o ttlen eck .” Thankfully , today’s advances in c ircu it m in i­
atu riza tion  enable increasingly  sophisticated  m ethods of 
ex trac ting  re levan t signals from  th e  neural cacophony and 
th read ing  ju s t the righ t in form ation  through the  bo ttle . ■
V I. C O N C L U S IO N
In th is paper, w e have p resen ted  in teg ra ted  circu its and 
design techn iques for am plifying w eak po ten tia ls  p roduced  
in the  b rain  and  distilling  re levan t in form ation  from these 
signals. W hen  design ing  im plan tab le  devices, pow er and 
size are param oun t, so a firm u n d ers tan d in g  of c ircu it d e ­
sign tradeoffs is an essen tia l tool. A nalog-to-digital conver­
ters consum e large am ounts o f silicon a rea  and, if opera ted
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